

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/903,178	07/11/2001	Hans-Peter Heigl	SC0897EM	9364
23125	7590 12/03/2004		EXAMINER	
	LE SEMICONDUCT	LEE, CHRISTOPHER E		
LAW DEPARTMENT 7700 WEST PARMER LANE MD:TX32/PL02			ART UNIT	PAPER NUMBER
AUSTIN, T	₹ 78729		2112	
			DATE MAILED: 12/03/2004	1

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/903,178	HEIGL ET AL.				
Office Action Summary	Examiner	Art Unit				
	Christopher E. Lee	2112				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet wit	h the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep. If NO period for reply is specified above, the maximum statutory period. Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).		ply be timely filed (30) days will be considered timely. THS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 27 (October 2004.					
2a) This action is FINAL . 2b) ☑ Thi	This action is FINAL . 2b)⊠ This action is non-final.					
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ⊠ Claim(s) 1-5 and 7-20 is/are pending in the ap 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-5 and 7-20 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examin 11.	cepted or b) objected to le drawing(s) be held in abeyan ction is required if the drawing(ce. See 37 CFR 1.85(a). s) is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119		Y .				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		ummary (PTO-413))/Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 Paper No(s)/Mail Date	_	formal Patent Application (PTO-152)				

10

15

20

Art Unit: 2112 RCE Non-Final Office Action

DETAILED ACTION

Receipt Acknowledgement

1. Receipt is acknowledged of the request filed on 27th of October 2004 for a Request for Continued Examination (RCE) under 37 CFR 1.114 based on the Application No. 09/903,178, which the request is acceptable and an RCE has been established. Claims 1 and 13 have been amended; no claim has been canceled; and no claim has been newly added since the Final Office Action was mailed on 29th of June 2004. Currently, claims 1-5 and 7-20 are pending in this application.

Claim Rejections - 35 USC § 102

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
 - 3. Claims 1, 2, 7, 8, 11-16 and 18-20 rejected under 35 U.S.C. 102(a) as being anticipated by Yeivin et al. [WO 00/60477; cited by the Applicants; hereinafter Yeivin].

Referring to claims 1 and 11, Yeivin discloses a communication controller, which is a microcontroller unit (i.e., communication controller as indicated by dashed line 119 in Fig. 3), for communication on at least one communication bus (i.e., communication channels 180 in Fig. 3), each communication bus (i.e., communication channel) transferring a data stream (i.e., high speed data stream) according to a communication protocol (See page 7, lines 20-22), said communication controller comprising a communication handler (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3) coupled to said at least one communication bus adapted to be programmable to perform transformations of said data stream (See page 10, lines 3-23), wherein said communication handler (i.e., peripherals, scheduler and first processor) is adapted to be programmable to perform transformations (See page 10, lines 3-23) of said data stream (i.e., high speed data stream) at a bit-level (See page 9, line 31 through page 10, line 2; i.e., wherein in fact that the state machine converts raw data bit stream to a bit stream compatible to a communication protocol clearly anticipates performing transformations (i.e., conversions)

10

15

20

of said data stream (i.e., raw data bit stream) at a bit-level (i.e., converting a bit stream of raw data to a bit stream)).

Referring to claim 2, Yeivin teaches said communication handler (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3) comprises a programmable decoder and/or encoder (i.e., first processor; See page 10, lines 3-23).

Referring to claim 7, Yeivin teaches a communication control unit (i.e., second processor 100 of Fig. 3) for controlling (e.g., initializing) said communication handler (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3; See page 10, lines 24-28).

Referring to claim 8, Yeivin teaches a memory (i.e., instruction memory bank 130 or first memory bank 70 in Fig. 3) for storing instructions (See page 10, lines 3-9) to perform transformations of said data stream (i.e., high speed data stream) according to several communication protocols (See page 7, lines 20-22).

Referring to claim 12, Yeivin teaches said microcontroller unit (i.e., communication controller as indicated by dashed line 119 in Fig. 3) adapted to communicate on several communication buses simultaneously (i.e., communication channels 182 in Fig. 3), each communication bus transferring a data stream (i.e., high speed data stream) according to a respective communication protocol (See page 7, lines 20-22).

Referring to claim 13, Yeivin discloses a method (See Abstract) of using a communication controller (i.e., communication controller as indicated by dashed line 119 in Fig. 3) for communication on at least one communication bus (i.e., communication channels 180 in Fig. 3), each communication bus (i.e., communication channel) transferring a data stream (i.e., high speed data stream) according to a communication protocol (See page 7, lines 20-22), said communication controller comprising a communication handler (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3) coupled to said at least one communication bus adapted to be programmable to perform transformations of said data

5

10

15

20

stream (See page 10, lines 3-23), said communication handler (i.e., peripherals, scheduler and first processor) is adapted to be programmable to perform transformations (See page 10, lines 3-23) of said data stream (i.e., high speed data stream) at a bit-level (See page 9, line 31 through page 10, line 2; i.e., wherein in fact that the state machine converts raw data bit stream to a bit stream compatible to a communication protocol clearly anticipates performing transformations (i.e., conversions) of said data stream (i.e., raw data bit stream) at a bit-level (i.e., converting a bit stream of raw data to a bit stream)), the method comprising the steps of selecting a communication protocol (See page 9, line 11 through page 10, line 2, page 16, lines 21-27, and page 17, line 15-27; i.e., wherein in fact that a state machine of the peripheral being tailored to handle a communication protocol, and a request selector of the scheduler selecting RC(c) request channel anticipates selecting a communication protocol); programming said communication handler (i.e., first processor) with instructions to perform transformations of said data stream according to said selected communication protocol (See page 10, lines 3-23, and page 10, line 29 through page 11, line 25); receiving electrical signals (i.e., receiving raw data bit stream) representing data of said data stream (See page 9, line 19 through page 10, line 2); transforming (i.e., converting and processing) said electrical signals representing data of said stream by said communication handler (i.e., peripherals, scheduler and first processor) according to said programmed instructions (See page 10, lines 3-23, and page 10, line 29 through page 11, line 25).

Referring to claim 14, Yeivin teaches the step of re-programming said communication handler (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3) with instructions (i.e., programmable routines) to enable it to perform transformations of said data stream (i.e., high speed data stream) according to a re-selected communication protocol which is different from the previously selected communication protocol (See page 7, lines 20-22 and page 10, lines 3-23; i.e., wherein in fact that communication processor processes data streams, which are associated with a variety protocols, according to the variety protocols inherently anticipates that said communication handler performs transformations

10

15

20

of said data stream according to a re-selected communication protocol which is different from the previously selected communication protocol).

Referring to claim 15. Yeivin teaches the step of generating an electrical signal representing logical bits from a voltage signal having transitions between voltage levels received on said communication bus (See page 9, line 19 through page 10, line 2; i.e., wherein in fact that each peripheral comprises of a state machine which is tailored to at least one communication protocol, and the state machine converts raw data bit stream to a bit stream compatible to a communication protocol inherently anticipates the step of generating an electrical signal (i.e., communication channel signal) representing logical bits (i.e., bit data) from a voltage signal (i.e., digital communication device signal) having transitions between voltage levels (i.e., digital representation of the communication channel signal) received on said communication bus (i.e., communication channels)) and/or sending a voltage signal (i.e., transmitting said (i.e., digital communication channel signal) having transitions between voltage levels (i.e., digital representation of the communication channel signal) on said communication bus (i.e., communication channels 180 in Fig. 3) generated from an electrical signal (i.e., communication channel signal) representing logical bits (i.e., bit data), according to said communication protocol (See page 7, lines 20-22).

Referring to claim 16, Yeivin teaches the step of decoding/encoding data of said data stream (i.e., in fact, the high speed data stream is encoded/decoded by said communication handler (i.e., peripherals, scheduler and first processor) in a variety of associated communication protocols; See page 10, lines 3-23).

Referring to claim 18, Yeivin teaches the step of identifying and providing as parallel data a data field of logical bits received serially on said communication bus (i.e., communication channels 180 in Fig. 3; See page 9, lines 25-28) and/or providing for sending serially on said communication bus groups of logical bits (i.e., a set of multiple bit words) provided as parallel data (See page 9, lines 28-31).

5

10

15

20

Referring to claim 19, Yeivin teaches the step of identifying and providing a data frame representing a message from data fields of logical bits (i.e., a set of multiple bit words converted from a received serial data bit stream; See page 9, lines 25-28) and/or identifying and providing fields of logical bits from a data frame representing a message (i.e., a received multiple bit words from the first processor being converted to a stream of single bits to be transmitted into the communication channel; See page 9, lines 28-31).

Referring to claim 20, Yeivin teaches said method is carried out by a communication controller (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3) within a microcontroller (i.e., communication controller as indicated by dashed line 119 in Fig. 3).

4. Claims 3-5 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yeivin [WO 00/60477] as applied to claims 1, 2, 7, 8, 11-16 and 18-20 above, and further in view of Adams et al. [US 5,761,424 A; hereinafter Adams].

Referring to claims 3 and 4, Yeivin discloses all the limitations of the claims 3 and 4, respectively, including said communication handler (i.e., peripherals 140, scheduler 50 and first processor 90 in Fig. 3) comprises at least one bit engine (e.g., shift register in peripherals; See page 9, lines 26 and 29), which is a bit receiver and/or a bit transmitter (i.e., bit stream receiver/transmitter; See page 9, lines 25-31), except that does not teach said at least one bit engine, which is said bit receiver and/or said bit transmitter, is programmable.

Adams discloses a communication receiver 100 in Fig. 1, wherein at least one bit engine (i.e., packet recognition filter 106 and packet generator parameters 110 in Fig. 1), which is a bit receiver (i.e., packet recognition filter) and/or a bit transmitter (i.e., packet generator parameters), is programmable (See col. 2, lines 5-18).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined said bit engine (i.e., packet recognition filter and packet generator parameters), as

5

10

15

20

disclosed by Adams, with said at least one bit engine (i.e., shift register in peripherals), as disclosed by Yeivin, for the advantage of providing a programmable recognition filter to determine which received said data streams (i.e., packets) are appropriately to be processed by said communication handler (i.e., receiving node; See Adams, col. 2, lines 2-5).

Referring to claims 5 and 17, Yeivin discloses all the limitations of the claims 5 and 17, respectively, except that does not teach said communication handler comprises a programmable pattern detector, which is performing the step of detecting a predefined pattern in the data of said data stream. Adams discloses a communication system (Fig. 1), wherein a communication handler (i.e., communication receiver 100 of Fig. 1) comprises a programmable pattern detector (i.e., packet recognition filter 106 of Fig. 1; See col. 4, lines 15-23), which is performing the step of detecting a predefined pattern (i.e., valid information recognized by filter) in the data (e.g., header portion) of a data stream (packets; See col. 3, lines 53-65).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said programmable pattern detector (i.e., packet recognition filter), as disclosed by Adams, in said communication handler, as discloses by Yeivin, for the advantage of providing flexibility in the update of said communication handler (i.e., receiving node) to recognize new types of said data streams (i.e., packets; See Adams, col. 4, lines 15-17).

5. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yeivin [WO 00/60477] as applied to claims 1, 2, 7, 8, 11-16 and 18-20 above, and further in view of Edwards et al. [US 6,530,047 B1; hereinafter Edwards].

Referring to claim 9, Yeivin discloses all the limitations of the claim 9 except that does not teach a debug unit.

Edwards discloses a system for communicating with an integrated circuit 101 in Fig. 1, wherein said integrated circuit comprising a debug unit (i.e., Debug Circuit 103 of Fig. 1).

10

15

20

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said debug unit, as disclosed by Edwards, in said communication controller, as discloses by Yeivin, for the advantage of providing a real-time collection of trace information is possible via a high-speed link interface of said debug unit (debug circuit; See Edwards, col. 2, lines 54-62).

6. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yeivin [WO 00/60477] as applied to claims 1, 2, 7, 8, 11-16 and 18-20 above, and further in view of Sarpangal [US 6,529,970 B1] and Scherpbier et al. [US 6,621,834 B1; hereinafter Scherpbier].

Referring to claim 10, Yeivin discloses all the limitations of the claim 10 including said instructions having been loaded into a memory (i.e., instruction memory bank 130 or first memory bank 70 in Fig. 3) for storing said instructions (See page 10, lines 3-9) to perform transformations of said data stream (i.e., high speed data stream) according to several communication protocols (See page 7, lines 20-22), except that does not teach a peripheral channel connection for rapid loading of said instructions, which perform transformations of said data stream according to custom protocol.

Sarpangal discloses a method and microprocessor with fast program downloading features (See Fig. 1 and Abstract), wherein a peripheral channel connection (i.e., communication medium 7a, dispatcher 5, dispatcher connector interface 5a, and target connector interface 3c in Fig. 1) for rapid loading of instructions (See col. 4, lines 35-62).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included said peripheral channel connection (i.e., communication medium, dispatcher, dispatcher connector interface, and target connector interface), as disclosed by Sarpangal, in said communication controller, as disclosed by Yeivin, for the advantage of providing a method of downloading said instructions (i.e., program information) quickly (See Sarpangal, col. 1, lines 66-67). Yeivin, as modified by Sarpangal, does not expressly teach said instructions perform transformations of said data stream according to custom protocol.

10

15

20

Scherpbier discloses a system and method for voice transmission over network protocols (See Abstract), wherein instructions (i.e., program for communicating in custom protocol) to perform transformations (i.e., enabling transmission/reception) of data stream (e.g., voice data) according to custom protocol (i.e., custom protocol built on top of HTTP; See col. 6, lines 7-8).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have implemented said custom protocol, as disclosed by Scherpbier, in said instructions, as disclosed by Yeivin, as modified by Sarpangal, for the advantage of providing additional extra information to said communication protocols (i.e., standard HTTP protocol; See Scherpbier, col. 6, lines 8-9).

Response to Arguments

7. Applicants' arguments filed on 27th of October 2004 have been fully considered but they are not persuasive.

In response to the Applicants' argument with respect to "In the previous office action mailed February 9, 2004, the examiner objected to the specification because there was no 'Brief Summary of the Invention', objected to the disclosure because of an informality, and objected to the drawing. The examiner did not mention these objections in the final rejection. Unless notified otherwise, the applicants will assume that these objections were overcome by the applicants in the previous response mailed May 10, 2004." on Response page 5, lines 12-16, the Examiner believes that the Applicants misinterpret the paragraphs 1-3 on pages 2 and 3 of Office Action, mailed on 9th of February 2004 (hereinafter the prior Non-Final Office Action).

In the paragraph 1 of the prior Non-Final Office Action, the Examiner illustrates a guideline of a preferred layout for the specification based on U.S. Patent practice (See MPEP 608.01(a) [R-2] Arrangement of Application). Therefore, in contrary to the Applicants' statement, this is not a specification objection (See

10

15

paragraph 1 of the prior Non-Final Office Action), but an Examiner's note for a preferred specification layout of the U.S. Patent practice.

In the paragraph 2 of the prior Non-Final Office Action, the Examiner objected the specification because of a minor informality. The Applicants amended the portion of the specification on the Response filed on 10th of May 2004, and thus it was withdrawn.

In the paragraph 3 of the prior Non-Final Office Action, the Examiner objected the drawing because of failing to comply with 37 CFR 1.84(p)(4). The Applicants amended the portion of the drawing on the Response filed on 10th of May 2004, and thus it was withdrawn.

Therefore, the Examiner did not mention the above issues in the Final Office Action mailed on 29th of June 2004.

In response to the Applicant's argument with respect to "In the Office Action of June 29, 2004, the Examiner asserted that the 'communication handler' as recited in Claims 1 and 13 is equivalent to the peripherals 140, the scheduler 50 and the first processor 90 disclosed in Yeivin et al. ... First, to argue that the Yeivin et al. equivalent to the communications handler includes the first processor 90 leaves the control unit 74 of the present application without an equivalent and therefore an inconsistency exists. Second, and more important, even if the equivalence asserted by the examiner were to be correct, the combination of the peripherals 140, the scheduler 50 and the first processor 90 does not perform transformations on the data stream at a bit-level." on Response page 5, line 31 through page 6, line 10, the Examiner respectfully disagrees.

Yeivin teaches the peripherals 140, the scheduler 50 and the first processor 90 in Fig. 3, and those are performing transformations of the data stream according to a selected communication protocol (See page 10, lines 3-23), which is clearly suggesting the Applicants' claimed subject matter "communication handler".

5

10

15

20

In contrary to the Applicants' argument, such that the peripherals 140, the scheduler 50 and the first processor 90 in Fig. 3 of Yeivin are not equivalent to the claimed subject matter "communication handler", Yeivin's communication handler (i.e., the peripherals 140, the scheduler 50 and the first processor 90 in Fig. 3) is functionally equivalent to the claimed subject matter "communication handler", and therefore a consistency exists.

Furthermore, in contrary to the Applicants' allegation, Yeivin clearly teaches that the peripherals, the scheduler and the first processor (i.e., communication handler) perform transformations (See page 10, lines 3-23) on the high speed data stream (i.e., data stream) at a bit-level (See page 9, line 31 through page 10, line 2; i.e., wherein in fact that the state machine converts raw data bit stream to a bit stream compatible to a communication protocol clearly anticipates performing transformations (i.e., conversions) of said data stream (i.e., raw data bit stream) at a bit-level (i.e., converting a bit stream of raw data to a bit stream)). See paragraph 3 of the instant Office Action, claims 1, 2, 7, 8, 11-16 and 18-20 rejection under 35 U.S.C. 102(a) as being anticipated by Yeivin.

Thus, the Applicants' argument on this point is not persuasive.

In response to the Applicant's argument with respect to "The applicants respectfully submit that the examiner has misinterpreted the operation of Yeivin et al. In this aspect Yeivin et al. is directed to communication controllers for use with networking and telecommunications products. In contrast, the application in suit is intended for automotive applications. Consequently, it is sufficient for the apparatus of Yeivin et al. to operate on data stream at the byte or word level." on Response page 6; lines 11-15, the Examiner respectfully disagrees.

First of all, Yeivin discloses a high performance communication controller (See Abstract), and the Applicants disclose a communication controller (See Abstract). Therefore, Yeivin's invention relates to solving the same problem that Applicants are addressing in their claimed invention.

5

10

15

20

Secondly, in contrary to the Applicants' guesswork (i.e., Consequently, it is sufficient for the apparatus of Yeivin to operate on data stream at the byte or word level), Yeivin has never suggested the Applicants' allegation, i.e., guesswork, or the like. Thus, the Applicants' argument fails to comply with 37 CFR 1.111(b) because it amounts to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from Yeivin.

Thus, the Applicants' argument on this point is not persuasive.

In response to the Applicant's argument with respect to "... In relation to the peripherals 140, there are two important points to note. First, the peripherals are not themselves programmable; they are simply 'tailored' to handle one or more communications protocols (as explained at lines 13 to 14 of page 9). Secondly, one of the functions of the peripherals 140 is to convert the format of the data stream from parallel data to a stream of (serial) bits. Support for this assertion can be found at lines 25 to 28 on page 9. Hence, of the peripherals 140, the scheduler 50 and the first processor 90, the only element that is programmable is the first processor 90. However, data processed by the processor 90 is 'prepared' prior to processing by the first processor 90. More precisely, when processed, the data processed by the first processor is in blocks of 8 bits, i.e., a byte or word. Therefore, it is submitted that the equivalent in Yeivin et al. to the communications handler does not perform transformations on the data stream at a bit-level, rather at a byte level. ... The applicants assert that if a serial-to-parallel data conversion is being carried out prior to the data reaching the first processor 90, then bytes as opposed to bits are being processed by the first processor 90. ... Likewise, page 11, lines 23 to 28 gives further support to the applicants' assertion that processor 90 operates on words and not bits. ..." on Response page 6, line 16 through page 7, line 25, the Examiner believes that the Applicants misinterpret the claim rejections. In contrary to the Applicants' statement, Yeivin discloses the peripherals are analogues to Motorola's MC68360 SCC, MC68360 SMC, and MC68360 SPI, without limiting the scope of the invention, as an

5

10

15

20

example (See page 9, lines 19-12), which clearly means that the peripherals of Yeivin are programmable because the Motorola's MC68360 SCC, MC68360 SMC, and MC68360 SPI equip with 32-bit version CPU32 Core, DMAs, Timers, SCCs, SMCs, Parallel Interface Port, etc.

Moreover, Yeivin's disclosure on page 9, lines 13-14, i.e., each peripheral is tailored to handle one or more communication protocol, cannot support that the peripherals are not themselves programmable because of no technical relationship between the underlined contexts. In other words, there is not any relationship between "tailoring application" and "programmability of device", technically. In fact, the Examiner maps Yeivin's communication handler (i.e., the peripherals 140, the scheduler 50 and the first processor 90 in Fig. 3) to the Applicants' claimed subject matter communication handler because both of them are functionally equivalent each other. However, the Examiner has never stated Yeivin's first processor 90 of Fig. 3 is the only programmable element in Yeivin's communication handler since the peripherals 140 of Fig. 3 is also programmable. Therefore, in contrary to the Applicants' misinterpretation of the claim rejections, said communication handler (i.e., peripherals, scheduler and first processor) is adapted to be programmable to perform transformations (in fact, peripherals; See page 10, lines 3-23) of said data stream (i.e., high speed data stream) at a bit-level (See page 9, line 31 through page 10, line 2; i.e., wherein in fact that the state machine converts raw data bit stream to a bit stream compatible to a communication protocol clearly anticipates performing transformations (i.e., conversions) of said data stream (i.e., raw data bit stream) at a bit-level (i.e., converting a bit stream of raw data to a bit stream)). In summary, the equivalent in Yeivin to the communications handler of the Applicants' invention performs transformations on the data stream at a bit-level.

Thus, the Applicants' argument on this point is not persuasive.

Application/Control Number: 09/903,178

Art Unit: 2112

RCE Non-Final Office Action

Page 14

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher E. Lee whose telephone number is 571-272-3637. The examiner can normally be reached on 9:30am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H. Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Christopher E. Lee Examiner Art Unit 2112

15

5

10

cel/ Col

Glenn A. Auve Primary Patent Examiner Technology Center 2100